Reconstituted wafer-level package dram

ABSTRACT

A microelectronic package includes first and second encapsulated microelectronic elements, each of which includes a semiconductor die having a front face and contacts thereon. An encapsulant contacts at least an edge surface of each semiconductor die and extends in at least one lateral direction therefrom. Electrically conductive elements extend from the contacts and over the front face to locations overlying the encapsulant. The first and second microelectronic elements are affixed to one another such that one of the front or back surfaces of one of the first and second semiconductor dies is oriented towards one of the front or back surfaces of the other of the first and second semiconductor dies. A plurality of electrically conductive interconnects extend through the encapsulants of the first and second microelectronic elements and are electrically connected with at least one semiconductor die of the first and second microelectronic elements by the conductive elements.

BACKGROUND OF THE INVENTION

The subject matter of the present application relates to microelectronic packages and assemblies incorporating microelectronic packages.

Semiconductor chips are commonly provided as individual, prepackaged units. A standard chip has a flat, rectangular body with a large front face having contacts connected to the internal circuitry of the chip. Each individual chip typically is contained in a package having external terminals which, in turn, are electrically connected to a circuit panel such as a printed circuit board and which connects the contacts of the chip to conductors of the circuit panel. In many conventional designs, the chip package occupies an area of the circuit panel considerably larger than the area of the chip itself. As used in this disclosure with reference to a flat chip having a front face, the “area of the chip” should be understood as referring to the area of the front face.

Microelectronic packages may be fabricated at the wafer level; that is, the enclosure, terminations and other features that constitute the package, are fabricated while the chips, or die, are still in a wafer form. After the die have been formed, the wafer is subject to a number of additional process steps to form the package structure on the wafer, and the wafer is then diced to free the individually packaged die. Wafer level processing may be a preferred fabrication method because it may provide a cost savings advantage, and because the footprint of each die package may be made identical, or nearly identical, to the size of the die itself, resulting in very efficient utilization of area on the printed circuit board to which the packaged die is attached. A die packaged in this manner is commonly referred to as wafer-level chip scale package or wafer-level chip sized package (WLCSP).

In order to save additional space on the substrate to which a packaged die is mounted, multiple chips may be combined in a single package by vertically stacking them. Each die in the stack must typically provide an electrical connection mechanism to either one or more other die in the stack, or to the substrate on which the stack is mounted, or to both. This allows the vertically stacked multiple die package to occupy a surface area on a substrate that is less than the total surface area of all the chips in the package added together. Such arrangements have, however, required the chips to be offset at least somewhat to provide access to the contacts of the upper chips for electrical connection thereto, as the routing for all of the multiple chips is done along the same surface of the package. This can also lead to complicated routing and for different paths to externally-connected logic between chips of the same package.

In light of the foregoing, certain improvements in multi-chip microelectronic packages can be made in order to improve electrical performance, particularly in assemblies which include such packages interconnected with one another or other packages.

SUMMARY OF THE INVENTION

An aspect of the present disclosure relates to a microelectronic package. The microelectronic package includes first and second encapsulated microelectronic elements, each of which includes a semiconductor die having a front face extending in first and second lateral directions, a plurality of contacts on the front face, a back face opposite the front face, and an edge surface extending between the front and back faces. An encapsulant contacts at least the edge surface of the semiconductor die and extends in at least one of the lateral directions from the edge surface. Electrically conductive elements extend from the contacts of the semiconductor die and over the front face in at least one of the lateral directions to locations overlying the encapsulant. The first and second microelectronic elements are affixed to one another such that one of the front or back surfaces of one of the first and second semiconductor dies is oriented towards and adjacent to one of the front or back surfaces of the other of the first and second semiconductor dies. The encapsulants of the first and second microelectronic elements define respective outwardly opposite surfaces. The package further includes a plurality of electrically conductive interconnects extending through the encapsulants of the first and second microelectronic elements. At least some of the conductive interconnects are electrically connected with at least one semiconductor die of the first and second microelectronic elements by the conductive elements. The conductive interconnects are exposed at the outwardly opposite surfaces.

In an example, the first and second microelectronic elements can be affixed to one another such that the front faces of the first and second semiconductor dies confront one another. In another arrangement, the first and second microelectronic elements can be affixed to one another such that the front face of the second semiconductor die confronts the back face of the first semiconductor die. In yet another example, the first and second microelectronic elements can be affixed to one another such that the back faces of the first and second semiconductor dies confront one another.

At least one of the microelectronic elements can be configured such that the major surface of the encapsulant is co-planar with the front face of the respective semiconductor die. Similarly, at least one of the microelectronic elements can be configured such that the second major surface of the encapsulant is co-planar with the back face of the corresponding semiconductor die.

The conductive interconnects can include laser-etched openings extending between the outwardly opposite surfaces of the encapsulants and intersecting respective conductive elements, the openings being at least partially filled with a conductive metal. First ones of the conductive interconnects can be electrically connected with the first semiconductor die by respective conductive elements, and second ones of the conductive interconnects can be electrically connected with the second semiconductor die by respective conductive elements. In a particular example, a quantity of the first conductive interconnects can be equal to a quantity of the second conductive interconnects. Further, all of the conductive interconnects can be either first conductive interconnects or second conductive interconnects.

In an example, the first and second semiconductor dies can be memory chips having a greater number of active devices configured to provide memory storage array function than any other function. Each of the memory chips can include a dynamic random access memory (DRAM) storage array.

A microelectronic assembly can include a first microelectronic package according to the above description and a second microelectronic package. The second microelectronic package can define a first surface having terminals exposed thereon and a second surface having package contacts exposed thereon. The second microelectronic package can further include a microelectronic element disposed between the first and second surface and electrically connected with terminals and the package contacts. A plurality of conductive joining elements can be joined between confronting ends of the conductive interconnects of the first microelectronic package and the terminals of the second microelectronic package.

The microelectronic element of the second package can be a logic chip having a greater number of active devices configured to provide logic function than any other function. The second microelectronic package can further include a substrate on which the microelectronic element is mounted. The substrate can include conductive elements electrically connected between the microelectronic element and the terminals.

The terminals of the second package can be ends of wire bonds having bases joined to respective ones of the conductive elements. In such an example, the second microelectronic package can further include an encapsulation layer formed over a surface of the substrate and over at least a portion of the microelectronic element. The encapsulation layer can further extend along edge surfaces of the wire bonds and can separate the wire bonds. The encapsulation layer can define the first surface of the second package, and the end surfaces of the wire bonds can be uncovered by the encapsulation layer on the second surface thereof.

In an example, first ones of the conductive interconnects can be electrically connected with the first microelectronic element by respective conductive elements, second ones of the conductive interconnects that can be electrically connected with the second microelectronic element by respective conductive elements, and third ones of the conductive interconnects that can be connected with neither of the first or second microelectronic elements. The first microelectronic package can further include a third microelectronic package overlying the first microelectronic package and having package contacts joined with the ends of the third conductive elements that are exposed on the first surface of the encapsulants.

In an exemplary configuration the second microelectronic package can include a substrate defining the first surface of the second package and having third surface opposite the first surface, the microelectronic element being mounted on the third surface.

A system can include comprising the microelectronic assembly described above and one or more electronic components.

Another aspect of the present disclosure relates to a microelectronic package including first and second encapsulated microelectronic elements. Each microelectronic element includes a semiconductor die having a front face extending in first and second lateral directions, a plurality of contacts on the front face, a back face opposite the front face, and an edge surface extending between the front and back faces. Each microelectronic element further has an encapsulant contacting at least the edge surface of the respective semiconductor die and extending in at least one of the lateral directions from the edge surface so as to define a major surface coplanar with or parallel to the front face of the semiconductor die, and electrically conductive elements including metallized vias extending from the contacts of the semiconductor die and along the front face. At least some of the conductive elements extend beyond the edge surface to locations overlying the major surface of the encapsulant. The first and second microelectronic elements are affixed to one another such that the front faces confront one another and the major surfaces confront one another. The package further includes a plurality of electrically conductive interconnects extending through the encapsulants of the first and second microelectronic elements in a direction away from the major surfaces. At least some of the conductive interconnects are electrically connected with at least one semiconductor die of the first and second microelectronic elements by the conductive elements. The conductive interconnects are exposed at first and second opposed surfaces of the encapsulants which are opposite the major surfaces.

Another aspect of the present disclosure relates to a method for making a microelectronic package. The method includes forming a plurality of electrically conductive interconnects through first and second encapsulated microelectronic elements. Each of the microelectronic elements includes a semiconductor die having a front face extending in first and second lateral directions, a plurality of contacts on the front face, a back face opposite the front face, and an edge surface extending between the front and back faces. An encapsulant contacts at least the edge surface of the respective semiconductor die and extends in at least one of the lateral directions from the edge surface. Electrically conductive elements extend from the contacts of the semiconductor die in at least one of the lateral directions to locations overlying the encapsulant. The first and second microelectronic elements are affixed to one another such that one of the front or back surfaces of one of the first and second semiconductor dies is oriented towards and adjacent to one of the front or back surfaces of the other of the first and second semiconductor dies. The encapsulants of the first and second microelectronic elements define respective outwardly opposite surfaces. The conductive interconnects are formed through the encapsulants of the first and second microelectronic elements such that at least some of the conductive interconnects are electrically connected with at least one semiconductor die of the first and second microelectronic by the conductive elements. The conductive interconnects are exposed at the outwardly opposite surfaces.

The conductive interconnects can be formed by laser etching openings through the encapsulants of the first and second microelectronic elements and through respective ones of the conductive elements and by at least partially filling the openings with a conductive metal.

In an example, method can further including affixing the first and second microelectronic elements to one another such that the front faces confront one another. In another example, the method can further include affixing the first and second microelectronic elements to one another such that the front face of the second microelectronic element confronts the back face of the first microelectronic element. In yet another example, the method can further include affixing the first and second microelectronic elements to one another such that the back faces confront one another.

The conductive interconnects can be formed to include first conductive interconnects that are connected by respective conductive elements to the first microelectronic element and second conductive interconnects that are connected by respective conductive elements to the second microelectronic element. A quantity of first conductive interconnects formed in the package can be equal to a quantity of second conductive vias formed in the package. The conductive interconnects can be further formed to include third conductive interconnects that are free from other electrical connections within the package.

The method can further include forming the electrically conductive elements that extend along a dielectric region overlying the respective front faces of the semiconductor dies and the first major surfaces of the encapsulants. Forming the electrically conductive elements can include forming the conductive elements on at least one of the first or second microelectronic elements prior affixing the microelectronic elements together. Additionally or alternatively, forming the electrically conductive elements can include forming the conductive elements on a dielectric region overlying at least one of the first or second microelectronic elements before affixing the microelectronic elements together.

Another aspect of the present disclosure relates to a method for making a microelectronic assembly. The method includes making a first microelectronic package by a steps including forming a plurality of electrically conductive interconnects through first and second encapsulated microelectronic elements. Each of the microelectronic elements includes a semiconductor die having a front face extending in first and second lateral directions, a plurality of contacts on the front face, a back face opposite the front face, and an edge surface extending between the front and back faces. An encapsulant contacts at least the edge surface of the respective semiconductor die and extends in at least one of the lateral directions from the edge surface. Electrically conductive elements including metalized vias extend from the contacts of the semiconductor die in at least one of the lateral directions to locations overlying the encapsulant. The first and second microelectronic elements are affixed to one another such that one of the front or back surfaces of one of the first and second semiconductor dies is oriented towards and adjacent to one of the front or back surfaces of the other of the first and second semiconductor dies. The encapsulants of the first and second microelectronic elements define respective outwardly opposite surfaces. The conductive interconnects are formed through the encapsulants of the first and second microelectronic elements such that at least some of the conductive interconnects are electrically connected with at least one semiconductor die of the first and second microelectronic by the conductive elements. The conductive interconnects are exposed at the outwardly opposite surfaces. The method further includes positioning the first microelectronic package over a second microelectronic package including a logic chip electrically connected with terminals exposed on a first surface of the second package and package contacts exposed on a second surface of the second microelectronic package. The method further includes joining ends of the conductive interconnects of the first microelectronic package that face the second microelectronic package with the terminals of the second microelectronic package using a plurality of conductive joining elements.

The method can further include positioning a third microelectronic package over the first microelectronic package, the third microelectronic package including terminals exposed on a surface thereof that is positioned to confront the first package. In such an example, the method can further include joining terminals of the third microelectronic package with ends of the conductive interconnects that are disposed toward the third microelectronic package.

The conductive interconnects can be formed to include first conductive interconnects connected by respective conductive elements to the first microelectronic element, second conductive interconnects connected by respective conductive elements to the second microelectronic element, and third conductive interconnects that are free from other electrical connections within the package. The terminals of the third microelectronic package can be joined with ends of the third conductive interconnects, the third conductive interconnects electrically connecting the third package to the second package.

BRIEF DESCRIPTION OF THE DRAWINGS

Various embodiments of the present invention will be now described with reference to the appended drawings. It is appreciated that these drawings depict only some embodiments of the invention and are therefore not to be considered limiting of its scope.

FIG. 1 shows a microelectronic assembly according to an embodiment of the present disclosure;

FIG. 1A shows a detail view of a microelectronic package included in the assembly of FIG. 1;

FIG. 2 shows a top plan view of the package of FIG. 1;

FIG. 3 shows a bottom plan view of the package of FIG. 1;

FIG. 4 shows a microelectronic assembly according to a further embodiment of the present disclosure;

FIG. 5 shows a microelectronic assembly according to a further embodiment of the present disclosure;

FIGS. 6-10 show various iterations of an in-process unit during method steps for making a microelectronic element according to another embodiment of the present disclosure;

FIG. 11 shows a microelectronic assembly according to another embodiment of the present disclosure;

FIG. 12 shows a microelectronic assembly according to another embodiment of the present disclosure; and

FIG. 13 shows a system that can include a microelectronic assembly according to various embodiments of the present disclosure.

DETAILED DESCRIPTION

Turning now to the figures, where similar numeric references are used to indicate similar features, there is shown in FIG. 1 a microelectronic assembly 10 in the form a first microelectronic package 12 stacked over a second microelectronic package 50. In an example, assembly 10 can be in the form of a memory-on-logic assembly in which first package 12 is a memory package and second package 50 is a logic package, although the arrangements described herein can be used in arrangements with packages of different types or combinations of different types. Both first 12 and second 50 packages include one or more respective semiconductor dies 18 and 26 that themselves include a plurality of active devices. A memory package can be a package with semiconductor dies that have a majority of active devices configured for a memory storage array function. Similarly, a logic package can be one in which a majority of the active devices therein are configured to execute processor functions.

First microelectronic package 12 can include first and second encapsulated microelectronic elements 14 and 16. Each of the encapsulated microelectronic elements 14, 16 includes a semiconductor die 18. As mentioned above, these semiconductor dies 18 can be in the form of memory chips such as DRAM chips or the like. In other examples, the semiconductor dies 18 can be in the form of application-specific integrated circuit (ASIC) chips. Various combinations of ASIC and memory chips are also possible within package 12. Semiconductor die 18 further includes a front face 20 that extends in lateral directions and has element contacts 26 exposed thereon. A back face 22 is positioned opposite front face 20 and is generally parallel thereto. Edge surfaces 24 extend between front face 20 and back face 22 defining an outer periphery of die 18.

An encapsulant 28 at least partially surrounds semiconductor die 18. Encapsulant can be made from a dielectric material and can be molded or otherwise formed at least partially around die 18. Encapsulant 28 can contact one or more edge surfaces 24 of die 18 and can extend away therefrom in one or more lateral directions normal to the edge surfaces 24. In an example, front face 20 and back face 22 can be rectangular or square and four corresponding edge surfaces 24 can extend between respective sides of front and back faces 20,22. Encapsulant 28 can surround all four edge surfaces 24 and can extend away therefrom to give the microelectronic element 14 or 16 a rectangular shape. Encapsulant 18 includes first and second major surfaces 30 and 32 that are respectively associated with and parallel to front and back faces 20 and 22 of the semiconductor die 18. In some examples, encapsulant 28 can further contact back face 22 and extend away therefrom such that second major surface 32 overlies back face 32. In other embodiments, such as that shown in FIG. 1, front and back faces and 22 can be uncovered by encapsulant 28 such that first major surface 30 extends substantially co-planar with front face 20 and/or second major surface 32 extends substantially co-planar with back face 22.

Each microelectronic element 14 and 16 can further include a dielectric region 48 overlying at least the front faces of the semiconductor dies 18. As seen in FIG. 1A, the dielectric region 48 may extend beyond the edge surface 24 of the semiconductor die 18 to overlie first major surface 30 of the encapsulant 28. The dielectric region 48 may be partly or entirely made of any suitable dielectric material. For example, the dielectric region 48 may comprise a layer of flexible material, such as a layer of polyimide, BT resin or other dielectric material of the commonly used for making tape automated bonding (“TAB”) tapes. Alternatively, the dielectric region 48 may comprise a relatively rigid, board like material such as a thick layer of fiber-reinforced epoxy, such as, Fr-4 or Fr-5 board. Regardless of the material employed, the dielectric region 30 may include a single layer or multiple layers of dielectric material.

As shown in the detail view of FIG. 1A, conductive elements can be connected with the contacts 26 of the semiconductor dies 18. Specifically, conductive vias 38 can extend through dielectric region 48 to connect with contacts 26 of semiconductor die 18. Additional conductive features such as traces 36 can connect with the conductive vias 38 and can extend away therefrom in one or more lateral directions along dielectric region 48 over face 20 and can further over first major surface 30 of encapsulant 28 to connect with one or more contacts 26 that can be positioned at various locations along first major surface 30. Such conductive element can be made from a conductive metal such as copper, gold, silver, nickel, aluminum, or various alloys thereof.

As further shown in FIG. 1A, first microelectronic element 14 and second microelectronic package 16 can be assembled together such that the front faces 22 of the respective semiconductor dies 18 confront one another. In such an arrangement the first major surfaces 30 of the respective encapsulants 28 can confront each other as well. Microelectronic elements can be joined together by a bonding layer 44 that can be an adhesive, a molded dielectric, or the like that can be bonded between the dielectric regions 48 of the microelectronic elements and 16. Bonding layer 44 can be further configured to surround and insulate conductive elements, such as traces 36 and contacts 40. In the example shown, bonding layer 44 spaces apart microelectronic element 14 and 16 such that the routing patterns of the traces 18 do not interfere with one another. In other examples, the routing patterns of the respective first and second microelectronic elements 14,16 can be structured to be laterally spaced apart from each other such that the microelectronic elements 14 and 16 can be spaced closer together.

Conductive interconnects 40 can extend through the encapsulants 28 of both first and second microelectronic element 14 and 16 such that end surfaces 46A thereof are exposed on the second major surfaces 32 of the encapsulant 28 of first microelectronic element 14 and opposite end surfaces 46B are exposed on the second major surface 32 of the encapsulant 28 of second microelectronic element 16. Conductive interconnects 40 can also extend through and connect with respective ones of the conductive elements associated with either of the microelectronic elements 14 and 16. In the example of FIG. 1A, conductive element 40A connects with a pad 34 at the end of a trace 36 that extends along major surface 30 and front face 20 of microelectronic element 14 and connects to a respective contact of the semiconductor die 18 of microelectronic element 14. Similarly, conductive element 40B connects with a pad 34 at the end of another trace 36 that extends along major surface 30 and front face 20 of microelectronic element 16 and connects to a respective contact 26 of the semiconductor die 18 of microelectronic element 16. By this arrangement a number of connections can be made between the second major surfaces 32 of the microelectronic elements 14 and 16 and either semiconductor die 18. This can allow, for example, connection to the semiconductor dies 18 of both microelectronic elements 14 and 16 by ends 46B of the conductive interconnections 40 that are exposed at second major surface 32 of microelectronic element 16 or vice versa. Conductive interconnects can be metalized vias that are formed by plating a conductive metal into an opening that can be formed through the encapsulants and through portions of conductive elements disposed therebetween by etching, drilling or the like, as will be described in further detail below. Conductive metals for interconnects 40 can include copper, gold, silver, nickel, aluminum or various alloys thereof.

Conductive interconnects 40 can be arranged in any configuration or pattern within encapsulants 28. In the example shown in FIG. 2, conductive interconnects 40 are arranged in an area array pattern in which interconnects 40 are laid out in a grid pattern of various rows and columns of interconnects 40 within encapsulants 18 and surrounding semiconductor dies 18. The interconnects 40 within such an array can be spaced apart from one another according to a pitch of the array that can be less than, for example 500 microns and in another examples between about 250 and 300 microns. The array can be configured to align with an array of terminals 58 in second package 50, for example, to facilitate a particular electrical connection between packages by joining terminals 58 with, for example, ends 46B of conductive interconnects 40. This can allow for connection between, for example microelectronic element 52 and the semiconductor dies 18 of both microelectronic elements 14 and 16 in first package 12.

The conductive elements of the respective microelectronic elements 14 and 16 can be arranged such that only a single contact 26 on one of the semiconductor dies 18 is connected with a corresponding conductive interconnect 40. For example, the pads 34 of the respective microelectronic elements 14 and 16 can be arranged in different arrays or other pattern that each partially corresponds to the array of conductive interconnects 40. Such partially corresponding patterns can be different as between microelectronic elements 14 and 16 such that none of the pads 34 associated with microelectronic element 14 occupy a position of a pad 34 associated with microelectronic element 16, and vice versa. Numerous configurations are possible for such different patterns. In one example, all of the pads 34 of microelectronic element 16 can be positioned inside the array of pads 34 of microelectronic element 14. In another example, the pads 34 of microelectronic element 14 can alternate in an array with the pads 34 of microelectronic element 16, with further arrangements being possible. Traces 36 can be routed such that they do not contact any features within package 12 other than a single pad 34 and a single contact 26 on a corresponding semiconductor die 18.

As mentioned previously, conductive interconnects 40 can be positioned to connect with terminals 29 of second package 50, which in an example can be a logic package. As shown in FIG. 1, second package 50 can be in the form of a microelectronic element 52 carried on a substrate 54 with terminals 58 on a surface of an encapsulant that overlies substrate. Terminals 58 can be end surfaces of interconnects 56 that extend from conductive elements that extend along a surface of the substrate 54 to connect with microelectronic element 52 by, for example, conductive masses 70. Interconnects can be in any of a number of configurations and can include conductive pins or posts. In another example, interconnects 56 can be in the form of wire bonds, as described in U.S. Pat. No. 7,391,121 to Otremba, in U.S. Pat. App. Pub. No. 2005/0095835 (describing a wedge-bonding procedure that can be considered a form of wire bonding), and in commonly-assigned U.S. patent application Ser. Nos. 13/462,158; 13/404,408; 13/405,108; 13/405,125; and 13/404,458, the disclosures of which are incorporated herein by reference in their entireties. Substrate 54 can include redistribution to connect package contacts exposed on the substrate 54 opposite terminals 58 with microelectronic element 52 to facilitate connection between assembly 10 and other microelectronic devices in a microelectronic system. In an embodiment, package contacts 60 can connect with terminals on a circuit panel or the like (not shown) by conductive joining masses. Such package contacts 60 can be arranged in a pattern or array as shown in FIG. 3 and can be input and output connections for assembly 10.

As shown in FIG. 4 an additional package 12B can be stacked on top of package 12A. Package 12B can be of a similar configuration as package 12A, which itself is similar to package described above with respect to FIGS. 1-3. In such an example, package 12A can be adapted to facilitate an electrical connection between package 12B and package 50. To accomplish this, some of the conductive interconnects 40 within package 12A can be unconnected with either of the semiconductor dies 18 within package 12A. Such interconnects 40 can further be unconnected with any conductive elements, such as pads 34 or traces 36 within package 12A. These unconnected interconnects 40 within package 12A can connect with conductive interconnects 40 within package 12B, which themselves can be connected with either of the semiconductor dies 18 therein in a manner similar to that discussed above with respect to package 12 in FIG. 1A. In a further example, some of the conductive interconnects 40 within package 12B can themselves be unconnected with either of the semiconductor dies 18 in package 12B and can, along with unconnected interconnects 40 within package 12A can facilitate an electrical connection between package 50 and a still further package (not shown) stacked on top of package 12B. The uppermost package in such a stacked arrangement can be similar to package 12A or 12B, as shown in FIG. 4 or can be another form of a packaged microelectronic element (or microelectronic elements) with contacts exposed at least on a surface that faces the conductive interconnects 40 of a package beneath it.

FIG. 5 shows an assembly 110 that is a variation of the assembly of FIG. 1. In particular, assembly 110 includes a first package 112 that is similar in construction to that of package 12 in FIGS. 1-3. Assembly 110 further includes a second package 150 that is similar to package 50 in FIGS. 1-4 but is configured such that the ends 158 of the interconnects 56 are disposed away from package 112 and act as contacts for connection of assembly 110 with external components, such as a circuit panel or the like. Accordingly, the contacts on substrate 154 opposite the microelectronic element 152 act as terminals 160 to which the ends 146B of the conductive interconnects 146 of package 112 are connected using conductive joining masses 70 or the like. In such an arrangement, interconnects 156 can be in the form of encapsulated wire bonds, as described above to achieve a fine-pitch for the contacts 160 that are the ends of the interconnects 156. Redistribution through substrate 154 (or layers thereof) can provide for the desired configuration of terminals 158 to connect with conductive interconnects 140. Further packages (not shown) can be included in the assembly 110 in a similar way to that described above with respect to FIG. 4.

FIGS. 6-10 show the various components of assembly 10 during steps of fabrication thereof in a method according to an embodiment of the present disclosure. In particular, FIG. 6 shows first microelectronic element 14 and second microelectronic element 16 prior to assembly together. Microelectronic elements 14 and 16 can be formed as reconstituted wafer-level packages. That is, they can be formed in a wafer with a plurality of semiconductor dies that are embedded in an encapsulant layer. The wafer can then be diced or segmented into individual microelectronic elements including, for example, a single semiconductor die with a portion of the encapsulant surrounding at least a portion thereof. Other process steps can be used to create the particular package, including grinding one or more surfaces of the encapsulant to create major surfaces 30 and 32 that are flush with the front 20 and back 22 faces of the semiconductor die 18, which themselves can be thinned by such a grinding process. Before or after segmentation, the conductive elements, including the pads 34, traces 36 and conductive vias 38 can be formed along front face 20 of the semiconductor die 18 and the first major surface 30 of the encapsulant 28 according to the principles discussed above. An additional dielectric layer can optionally be formed over the portions of first major surface 30 and front face 20 not covered by conductive elements.

As shown in FIG. 6, the microelectronic elements 14 and 16 can then be positioned such that front faces 20 and first major surfaces 30 confront one another with their respective conductive elements appropriately positioned with respect to each other as described above. The microelectronic elements 14 and 16 can then be bonded together by an adhesive layer or a curable dielectric material layer disposed between microelectronic elements 14 and 16. In some embodiments such a layer can intersperse between conductive elements when microelectronic elements 14 and 16 are moved together. Such bonding can result in the in-process unit 12′ shown in FIG. 7.

The in-process unit of FIG. 7 can then be processed to form openings through the encapsulants 28 of the first and second microelectronic elements 14 and 16 and through desired portions of the conductive elements associated therewith. In an example, wherein the pads 34 associated with microelectronic elements 14 and 16 are arranged in an array when microelectronic elements 14 and 16 are assembled together, the openings 42 can be made through the pads 34 and the portions of the areas of the encapsulants 28 that overlie the pads 34. In the example shown, openings 42 can extend completely through in-process unit 12 such that they are open to second major surfaces 32 of both microelectronic elements 14 and 16. In other embodiments, such as when the package being made is intended as a topmost package in a stack the openings can extend from a single one of the second major surfaces 32 to a depth adequate to extend through the pads 34. Openings 42 can be made by drilling, etching or the like. Etching can be done using a chemical etchant or the like with a mask layer being at least temporarily over second major surfaces 32. In another example, openings 42 can be formed by laser etching. Laser etching can be advantageous because it can use specially-configured equipment that can locate and target the portions of in-process unit 12′ for formation of holes 42 based on detection of pads 34.

Openings 42 can then be filled with a conductive metal, such as copper or other metals discussed above, to form conductive interconnects 40. This can be done by plating the conductive metal into the holes. Such plating can be done by electroplating or electroless plating and can be done after depositing a seed layer or the like within openings 42. When used such a seed layer can be conductive to allow for electrical connection between conductive interconnects 40 and pads 34 or other conductive elements. In some embodiments, the ends 46 of the conductive interconnects 40 can be planarized by grinding or the like so that they become substantially flush with second major surfaces 32. In other examples, contacts can be formed over the ends 46 of the interconnects 40 to provide additional area for connection to other components.

As shown in FIG. 10, package 12 is then aligned with package 50 such that the conductive interconnects 40, in particular the faces 46B thereof, align with the desired terminals 58 of package 50. In one example, package 50 can be formed as a package including encapsulated wire bond interconnects by any of the methods described in above-referenced commonly-assigned U.S. patent application Ser. Nos. 13/462,158; 13/404,408; 13/405,108; 13/405,125; and 13/404,458. Faces 46B of interconnects 40 are then joined with respective terminals 58 using conductive joining masses 70 such as solder balls or the like to form a package such as that shown in FIG. 1. Additional steps can be performed, including the formation of additional packages that are similar to package 12 that can be further assembled over package 12 with the conductive interconnects of such an additional package connected with certain ones of the conductive interconnects 40 of package 12, as described above with respect to FIG. 4.

FIG. 11 shows a microelectronic assembly 210 that includes a package 212 assembled with another microelectronic package 250, wherein package 250 can be similar to package 50 discussed with respect to FIG. 1. Package 212 can be a variation of package 12 shown in FIG. 1 with many common characteristics. In particular, package 212 can include first and second microelectronic elements 214 and 216 that include semiconductor dies 218 with encapsulants 228 at least partially surrounding the semiconductor dies 218. Each microelectronic element 214 and 216 can include respective conductive elements including conductive vias 238 connected with contacts 226 of the respective semiconductor dies 218 and traces 36 extending along the front faces 20 and the first major surfaces 30 to pads 34. The first and second microelectronic elements 214 and 216 in the embodiment shown in FIG. 11 can be assembled together such that the first major surface 230 of microelectronic element 214 confronts the second major surface 232 of microelectronic element 216. Further, in such an arrangement front face 220 of the semiconductor die 218 of first microelectronic element 214 confronts the back surface 222 of the semiconductor die 218 of the second microelectronic element 216.

In the arrangement of FIG. 11, the locations of the conductive elements, in particular the pads 234 of the respective microelectronic packages 214 and 216 can be determined in a similar way to those of microelectronic package 12 of FIGS. 1-4. In particular, pads 234 can be positioned such that each conductive interconnect 240 passes through only one pad 234 of only one of the microelectronic elements 214 or 216. Also, as in package 12 of FIGS. 1-4 some of the conductive interconnects 240 can be free from electrical connections with either of the semiconductor dies 218 within package 212 and can be used to connect another package (not shown) stacked on top of package 212 with terminals 258 of package 250.

The method of fabricating assembly 210 can also be similar to the fabrication method of assembly 10 as described in FIGS. 6-10 but with microelectronic elements 214 and 216 being positioned in the back-to-front arrangement described above when being assembled together. Further, the conductive elements of second microelectronic element 216 can be formed after assembly thereof with first microelectronic element 214.

FIG. 12 shows another variation of a microelectronic assembly 310 that includes a package 312 assembled with another microelectronic package 350, wherein package 350 can be similar to package 50 discussed with respect to FIG. 1. Package 312 can be a variation of package 12 shown in FIG. 1 with many common characteristics. In particular, package 312 can include first and second microelectronic elements 314 and 316 that include semiconductor dies 318 with encapsulants 328 at least partially surrounding the semiconductor dies 318. Each microelectronic element 314 and 316 can include respective conductive elements including conductive vias 338 connected with contacts 326 of the respective semiconductor dies 318 and traces 336 extending along the front faces 320 and the first major surfaces 330 to pads 334. The first and second microelectronic elements 314 and 316 in the embodiment shown in FIG. 12 can be assembled together such that the second major surfaces 330 of the microelectronic elements 214 and 216 confront each other. Further, in such an arrangement the back faces 322 of the semiconductor dies 218 of the first and second microelectronic elements 214 and 216 can confront each other.

In the arrangement of FIG. 12, the locations of the conductive elements, in particular the pads 334 of the respective microelectronic packages 314 and 316 can be determined in a similar way to those of microelectronic package 12 of FIGS. 1-4. In particular, pads 334 can be positioned such that each conductive interconnect 340 passes through only one pad 334 of only one of the microelectronic elements 314 or 316. Also, as in package 12 of FIGS. 1-4 some of the conductive interconnects 340 can be free from electrical connections with either of the semiconductor dies 318 within package 312 and can be used to connect another package (not shown) stacked on top of package 312 with terminals 358 of package 350. In some variations of package 312 of FIG. 12, conductive pads 334 of second microelectronic element 316 are exposed on package 312 and confront terminals 358 of package 35 and, thus, can be directly connected therewith by solder balls 370 or the like. Accordingly, such pads 334 may not require any conductive interconnects 340 to be associated therewith. In such an example, conductive interconnects 340 can connect with pads of first microelectronic element 314 and can also be unconnected within package 312 for connection with additional packages (not shown) assembled above package 312.

The method of fabricating assembly 310 can also be similar to the fabrication method of assembly 10 as described in FIGS. 6-10 but with microelectronic elements 314 and 316 being positioned in the back-to-back arrangement described above when being assembled together. Further, the conductive elements of first and second microelectronic element 314 and 316 can be formed after being assembled together.

The structures discussed above can be utilized in construction of diverse electronic systems. For example, a system 1 in accordance with a further embodiment of the invention includes microelectronic package 10, as described above with respect to FIGS. 1-4, in conjunction with other electronic components 2 and 3. In the example depicted, component 2 is a semiconductor chip whereas component 3 is a display screen, but any other components can be used. Of course, although only two additional components are depicted in FIG. 13 for clarity of illustration, the system may include any number of such components. The microelectronic package 10 as described above may be, for example, a microelectronic package as discussed above in connection with FIG. 1, or a structure incorporating plural microelectronic packages as discussed with reference to FIG. 4. Package 10 can further include any one of the embodiments described in FIG. 11 or 12. In a further variant, multiple variations may be provided, and any number of such structures may be used.

Microelectronic package 10 and components 2 and 3 are mounted in a common housing 4, schematically depicted in broken lines, and are electrically interconnected with one another as necessary to form the desired circuit. In the exemplary system shown, the system includes a circuit panel 5 such as a flexible printed circuit board, and the circuit panel includes numerous conductors 6, of which only one is depicted in FIG. 13, interconnecting the components with one another. However, this is merely exemplary; any suitable structure for making electrical connections can be used.

The housing 4 is depicted as a portable housing of the type usable, for example, in a cellular telephone or personal digital assistant, and screen 3 is exposed at the surface of the housing. Where microelectronic package 10 includes a light-sensitive element such as an imaging chip, a lens 7 or other optical device also may be provided for routing light to the structure. Again, the simplified system shown in FIG. 13 is merely exemplary; other systems, including systems commonly regarded as fixed structures, such as desktop computers, routers and the like can be made using the structures discussed above.

Although the invention herein has been described with reference to particular embodiments, it is to be understood that these embodiments are merely illustrative of the principles and applications of the present invention. It is therefore to be understood that numerous modifications may be made to the illustrative embodiments and that other arrangements may be devised without departing from the spirit and scope of the present invention as defined by the appended claims. 

1. A microelectronic package, comprising: first and second encapsulated microelectronic elements each including: a semiconductor die having a front face extending in first and second lateral directions, a plurality of contacts on the front face, a back face opposite the front face, and an edge surface extending between the front and back faces; an encapsulant contacting at least the edge surface of the semiconductor die and extending in at least one of the lateral directions from the edge surface; and electrically conductive elements extending from the contacts of the semiconductor die and over the front face in at least one of the lateral directions to locations overlying the encapsulant; wherein the first and second microelectronic elements are affixed to one another such that one of the front or back surfaces of one of the first and second semiconductor dies is oriented towards and adjacent to one of the front or back surfaces of the other of the first and second semiconductor dies, the encapsulants of the first and second microelectronic elements defining respective outwardly opposite surfaces; and a plurality of electrically conductive interconnects extending through the encapsulants of the first and second microelectronic elements, at least some of the conductive interconnects being electrically connected with at least one semiconductor die of the first and second microelectronic elements by the conductive elements, the conductive interconnects being exposed at the outwardly opposite surfaces.
 2. The microelectronic package of claim 1, wherein the first and second microelectronic elements are affixed to one another such that the front faces of the first and second semiconductor dies confront one another.
 3. The microelectronic package of claim 1, wherein the first and second microelectronic elements are affixed to one another such that the front face of the second semiconductor die confronts the back face of the first semiconductor die.
 4. The microelectronic package of claim 1, wherein the first and second microelectronic elements are affixed to one another such that the back faces of the first and second semiconductor dies confront one another.
 5. The microelectronic package of claim 1, wherein at least one of the microelectronic elements is configured such that the major surface of the encapsulant is co-planar with the front face of the respective semiconductor die.
 6. The microelectronic package of claim 1, wherein at least one of the microelectronic elements is configured such that the second major surface of the encapsulant is co-planar with the back face of the corresponding semiconductor die.
 7. The microelectronic package of claim 1, wherein the conductive interconnects include laser-etched openings extending between the outwardly opposite surfaces of the encapsulants and intersecting respective conductive elements, the openings being at least partially filled with a conductive metal.
 8. The microelectronic package of claim 1, wherein first ones of the conductive interconnects are electrically connected with the first semiconductor die by respective conductive elements, and wherein second ones of the conductive interconnects are electrically connected with the second semiconductor die by respective conductive elements.
 9. The microelectronic package of claim 8, wherein a quantity of the first conductive interconnects is equal to a quantity of the second conductive interconnects.
 10. The microelectronic package of claim 8, wherein all of the conductive interconnects are either first conductive interconnects or second conductive interconnects.
 11. The microelectronic package of claim 1, wherein the first and second semiconductor dies are memory chips having a greater number of active devices configured to provide memory storage array function than any other function.
 12. The microelectronic package of claim 11, wherein each of the memory chips includes a dynamic random access memory (“DRAM”) storage array.
 13. A microelectronic assembly, comprising: a first microelectronic package according to claim 1; and a second microelectronic package defining a first surface having terminals exposed thereon, a second surface having package contacts exposed thereon, the microelectronic package further including a microelectronic element disposed between the first and second surface and electrically connected with terminals and the package contacts; and a plurality of conductive joining elements joined between confronting ends of the conductive interconnects of the first microelectronic package and the terminals of the second microelectronic package.
 14. The microelectronic assembly of claim 13, wherein the microelectronic package of the second package is a logic chip having a greater number of active devices configured to provide logic function than any other function.
 15. The microelectronic assembly of claim 13, wherein the second microelectronic package further includes a substrate on which the microelectronic element is mounted, the substrate including conductive elements electrically connected between the microelectronic element and the terminals.
 16. The microelectronic assembly of claim 15, wherein the terminals are ends of wire bonds having bases joined to respective ones of the conductive elements.
 17. The microelectronic assembly of claim 16, wherein the second microelectronic package further includes an encapsulation layer formed over a surface of the substrate and over at least a portion of the microelectronic element, the encapsulation layer further extending along edge surfaces of the wire bonds and separating the wire bonds, the encapsulation layer defining the first surface of the second package, and the end surfaces of the wire bonds being uncovered by the encapsulation layer on the second surface thereof.
 18. The microelectronic assembly of claim 13, wherein the second microelectronic package further includes a substrate defining the first surface of the second package and having third surface opposite the first surface, the microelectronic element being mounted on the third surface.
 19. The microelectronic assembly of claim 13, wherein first ones of the conductive interconnects are electrically connected with the first microelectronic element by respective conductive elements, wherein second ones of the conductive interconnects are electrically connected with the second microelectronic element by respective conductive elements, and wherein third ones of the conductive interconnects are not connected with either of the first or second microelectronic elements.
 20. The microelectronic assembly of claim 19, further including a third microelectronic package overlying the first microelectronic package and having package contacts joined with the ends of the third conductive elements that are exposed on the first surface of the encapsulants.
 21. A system, comprising the microelectronic assembly of claim 13 and one or more electronic components.
 22. A microelectronic package, comprising: first and second encapsulated microelectronic elements each including a semiconductor die having a front face extending in first and second lateral directions, a plurality of contacts on the front face, a back face opposite the front face, and an edge surface extending between the front and back faces, each microelectronic element having: an encapsulant contacting at least the edge surface of the respective semiconductor die and extending in at least one of the lateral directions from the edge surface so as to define a major surface coplanar with or parallel to the front face of the semiconductor die, and electrically conductive elements including metallized vias extending from the contacts of the semiconductor die and along the front face, at least some of the conductive elements extending beyond the edge surface to locations overlying the major surface of the encapsulant, wherein the first and second microelectronic elements are affixed to one another such that the front faces confront one another and the major surfaces confront one another; and a plurality of electrically conductive interconnects extending through the encapsulants of the first and second microelectronic elements in a direction away from the major surfaces, at least some of the conductive interconnects being electrically connected with at least one semiconductor die of the first and second microelectronic elements by the conductive elements, the conductive interconnects being exposed at first and second opposed surfaces of the encapsulants which are opposite the major surfaces.
 23. A method for making a microelectronic package, comprising: forming a plurality of electrically conductive interconnects through first and second encapsulated microelectronic elements, each of the microelectronic elements including: a semiconductor die having a front face extending in first and second lateral directions, a plurality of contacts on the front face, a back face opposite the front face, and an edge surface extending between the front and back faces; an encapsulant contacting at least the edge surface of the respective semiconductor die and extending in at least one of the lateral directions from the edge surface; and electrically conductive elements extending from the contacts of the semiconductor die in at least one of the lateral directions to locations overlying the encapsulant; wherein the first and second microelectronic elements are affixed to one another such that one of the front or back surfaces of one of the first and second semiconductor dies is oriented towards and adjacent to one of the front or back surfaces of the other of the first and second semiconductor dies, the encapsulants of the first and second microelectronic elements defining respective outwardly opposite surfaces; and wherein the conductive interconnects are formed through the encapsulants of the first and second microelectronic elements such that at least some of the conductive interconnects are electrically connected with at least one semiconductor die of the first and second microelectronic by the conductive elements, the conductive interconnects being exposed at the outwardly opposite surfaces.
 24. The method of claim 23, wherein the conductive interconnects are formed by laser etching openings through the encapsulants of the first and second microelectronic elements and through respective ones of the conductive elements and by at least partially filling the openings with a conductive metal.
 25. The method of claim 23, further including affixing the first and second microelectronic elements to one another such that the front faces confront one another.
 26. The method of claim 23, further including affixing the first and second microelectronic elements to one another such that the front face of the second microelectronic element confronts the back face of the first microelectronic element.
 27. The method of claim 23, further including affixing the first and second microelectronic elements to one another such that the back faces confront one another.
 28. The method of claim 23, wherein the conductive interconnects are formed to include first conductive interconnects connected by respective conductive elements to the first microelectronic element and second conductive interconnects connected by respective conductive elements to the second microelectronic element.
 29. The method of claim 28, wherein a quantity of first conductive interconnects formed in the package is equal to a quantity of second conductive vias formed in the package.
 30. The method of claim 28, wherein the conductive interconnects are further formed to include third conductive interconnects that are free from other electrical connections within the package.
 31. The method of claim 23, further including forming the electrically conductive elements that extend along a dielectric region overlying the respective front faces of the semiconductor dies and the first major surfaces of the encapsulants.
 32. The method of claim 31, wherein forming the electrically conductive elements includes forming the conductive elements on at least one of the first or second microelectronic elements prior to a step of affixing the microelectronic elements together.
 33. The method of claim 31, wherein forming the electrically conductive elements includes forming the conductive elements on a dielectric region overlying at least one of the first or second microelectronic elements before a step of affixing the microelectronic elements together.
 34. A method for making a microelectronic assembly, comprising: making a first microelectronic package by a method including: forming a plurality of electrically conductive interconnects through first and second encapsulated microelectronic elements, each of the microelectronic elements including: a semiconductor die having a front face extending in first and second lateral directions, a plurality of contacts on the front face, a back face opposite the front face, and an edge surface extending between the front and back faces; an encapsulant contacting at least the edge surface of the respective semiconductor die and extending in at least one of the lateral directions from the edge surface; and electrically conductive elements including metalized vias extending from the contacts of the semiconductor die in at least one of the lateral directions to locations overlying the encapsulant; wherein the first and second microelectronic elements are affixed to one another such that one of the front or back surfaces of one of the first and second semiconductor dies is oriented towards and adjacent to one of the front or back surfaces of the other of the first and second semiconductor dies, the encapsulants of the first and second microelectronic elements defining respective outwardly opposite surfaces; and wherein the conductive interconnects are formed through the encapsulants of the first and second microelectronic elements such that at least some of the conductive interconnects are electrically connected with at least one semiconductor die of the first and second microelectronic by the conductive elements, the conductive interconnects being exposed at the outwardly opposite surfaces; positioning the first microelectronic package over a second microelectronic package including a logic chip electrically connected with terminals exposed on a first surface of the second package and package contacts exposed on a second surface of the second microelectronic package; and joining ends of the conductive interconnects of the first microelectronic package that face the second microelectronic package with the terminals of the second microelectronic package using a plurality of conductive joining elements.
 35. The method of claim 34, further including positioning a third microelectronic package over the first microelectronic package, the third microelectronic package including terminals exposed on a surface thereof that is positioned to confront the first package, the method further including joining terminals of the third microelectronic package with ends of the conductive interconnects that are disposed toward the third microelectronic package.
 36. The method of claim 35, wherein the conductive interconnects are formed to include first conductive interconnects connected by respective conductive elements to the first microelectronic element, second conductive interconnects connected by respective conductive elements to the second microelectronic element, and third conductive interconnects that are free from other electrical connections within the package, the terminals of the third microelectronic package are joined with ends of the third conductive interconnects, the third conductive interconnects electrically connecting the third package to the second package. 